От: fpga journal update [news@fpgajournal.com]
Отправлено: 29 декабря 2004 г. 4:07
Кому: Michael Dolinsky
Тема: FPGA Journal Update Vol V No 13


a techfocus media publication :: December 28, 2004 :: volume V, no. 13


FROM THE EDITOR

A year ago, we hoisted heifers in our quest to bring you the best of 2003 in FPGA. This week, we’re again raising our livestock in a toast to the trials and triumphs of 2004 in our “What’s time to a Pig?” feature article. 2004 has been an exciting year in our industry and 2005 promises to be equally interesting.

Thanks for reading! If there's anything we can do to make our publications more useful to you, please let us know at: comments@fpgajournal.com

Kevin Morris – Editor
FPGA and Programmable Logic Journal

CURRENT FEATURE ARTICLES

What's Time to a Pig?
FPGA at the End of 2004
3rd Party EDA
Tools from Other Sources
Mad MACs
Who’s Got the Best DSP Accelerators?
Wim Roelandts
Inspiring Innovation at Xilinx
Destination DSP
Methodologies for Signal Processing Success
Cost-Reduction Quagmire
Structured ASIC and Other Options
Customer-Specific FPGAs: Low Cost Solution for Volume Production
 by Gokul Krishnan and Balaji Thirumalai, Xilinx, Inc.


What's Time to a Pig?
FPGA at the End of 2004

The efficiency expert stopped several mornings in a row on his commute into the city, pulling his car onto the shoulder of the road alongside the farm with the small apple orchard. He watched in amazement, even getting out his binoculars to be sure, as the farmer carefully lifted a full-grown pig out of the pig pen, carried him down the path to the orchard, and then climbed the small step-ladder, lifting the pig over his head and waiting patiently while the pig ate a few apples from the tree. The farmer then returned the pig to the pen, picked up another sow and schlepped her down to the orchard to feed. The spectacle continued for over an hour until all the pigs had been fed and the farmer was obviously exhausted.

Professional curiosity eventually won out, and the efficiency expert decided to confront the farmer about his process. One morning he put down his binoculars, climbed through the fence, and met the farmer as he finished his feeding ritual. “Don’t you see how much time you’re wasting, and how much faster it would be if you picked the apples and brought them to the pigs in the pen?” The farmer shrugged and stared at the stranger with slight suspicion. Finally, he responded with a question of his own: “What’s time to a pig?”

Although the story has been around for awhile, it still applies this year in the programmable logic industry. When evaluating engineering options, it is particularly easy for project managers and engineers alike to underestimate the importance of time to market and to overlook technologies, tools, and IP that can get them to the finish line faster. FPGAs have long been known as the time-to-market champions, but otherwise reasonable design teams still often dismiss them, citing outdated myths about inadequate performance, insufficient density, and excessive power consumption. Here at the end of 2004, most of those deficiencies have been addressed well enough to make programmable logic an attractive option for a wide variety of applications, but the legacy of previous generations persists in the perceptions of many, causing them to choose inferior alternatives with longer lead times. Let’s take a look at the major FPGA-related events of 2004 and see if we can find a faster way to feed the folks waiting for our new designs to hit the market. [more]

ANNOUNCEMENTS

FPGA Journal has teamed with Demos on Demand™ to provide streaming video demos from over 70 EDA, PLD and IP vendors to our readers.  Programming is comprised of in-depth product demos from across the entire spectrum of IC design, from ESL design entry through layout--as presented by product managers, AEs, and other subject matter experts.
More info.


Find a better job. Browse FPGA Journal’s new job listings to find challenging and rewarding opportunities with the FPGA industry’s top companies. Journal Jobs is specifically for FPGA professionals – more of what you’re looking for, less of what you’re not. Browse now!

The Xilinx Virtex-4 LX25 Evaluation Kit from Avnet
Electronics Marketing helps design engineers get started
with the Xilinx Virtex-4 family. The kit features a Virtex-4
XC4VLX25-FF668 FPGA surrounded by a rich set of peripheral devices and provides an affordable and easy-to-use platform for evaluating and prototyping any Virtex-4 LX design. For a limited time, Avnet is offering the Virtex-4 LX25 Evaluation Kit at a reduced price of $299.
Click here to take advantage of this limited-time discount.


Hire the best FPGA talent in the industry with FPGA Journal Job Listings. Starting this month you can reach 30,000 active FPGA professionals by advertising your FPGA-related positions in Journal Jobs. Click here for info.

Visit Techfocus Media


You're receiving this newsletter because you subscribed at our web site www.fpgajournal.com.
If someone forwarded this newsletter to you and you'd like to receive your own free subscription, go to: www.fpgajournal.com/update.
If at any time, you would like to unsubscribe, send e-mail to unsubscribe@fpgajournal.com. (But we hope you don't.)
If you have any questions or comments, send them to comments@fpgajournal.com.

All material copyright © 2003-2004 techfocus media, inc. All rights reserved.
Privacy Statement